This tutorial is offered as a reference for failure analysis of semiconductor products.

Material is selected from the book, Wafer Failure Analysis for Yield Enhancement, by Dave Burgess and Dick Blanchard, with contributions by Joe Gajda.  The purpose of this book, no longer in print, is to show how a small, affordable subset of failure analysis tools can speed process development and improve yields.

Material will be added from time to time.  Your comments and suggestions are welcome and will shape the content of this tutorial section.

Accelerated Analysis
PMB Q-310
Half Moon Bay, CA  94019
DavidBurgess@AcceleratedAnalysis.com
Phone:  650-867-8443  |  Fax:  408-241-0547

Accelerated Analysis    About Us     Products      Tutorial     Contact Us

All of the material in this Failure Analysis Tutorial is copyright-protected and may not be published in other
works without express written permission from Accelerated Analysis.